

Betriebssysteme

11. Caching

Prof. Dr.-Ing. Frank Bellosa | WT 2016/2017

KARLSRUHE INSTITUTE OF TECHNOLOGY (KIT) - OPERATING SYSTEMS GROUP





KIT – Universität des Landes Baden-Württemberg und nationales Forschungszentrum in der Helmholtz-Gemeinschaft www.kit.edu

Where we ended last lecture

- Page tables communicate between OS and MMU hardware
 - How virtual addresses in each address space translate to physical addresses
 - On which kind of accesses the MMU should signal the OS (e.g., write to read-only pages)
- Performing page table lookups for every memory access significantly slows down the execution of programs
 - The translation lookaside buffer (TLB) caches page table lookups that have previously been performed to speed up the memory translation process
 - Typical TLBs cover 95%–99% of all translations

Effective Access Time

- Associative lookup takes τ time units
 - e.g., τ = 1 ns
- A memory cycle takes μ time units
 - e.g., µ = 100 ns
- TLB hit ratio α
 - Percentage of all memory accesses whose translation is already cached in the TLB
 - e.g., α = 99%

1

Effective Access Time (EAT) for linear page table without cache

$$\mathsf{EAT} = (au+\mu)\cdotlpha + (au+2\cdot\mu)\cdot(1-lpha) = au+2\cdot\mu-\mu\cdotlpha$$

How do caches work and how quick are memory references in reality?

Caching

Caching

Virtual Caches

Physical Caches

WT 2016/2017

Managing Memory

- Memory (RAM) needs to be managed carefully
 - Programs expand to fill the memory available to hold them
- Ideal memory properties
 - Large
 - Fast
 - Nonvolatile
 - Cheap
- Real memory: Trade off properties above
 - Tape/Disk = Large + Slow + Cheap + Nonvolatile
 - SSD = Not too large + Not too cheap + Nonvolatile
 - RAM = Fast + volatile + expensive
 - SRAM, Registers = Very fast + volatile + very expensive


...

F. Bellosa – Betriebssysteme

Caching Intro

ntro

CPU-Cache Location



Buffer memory for exploiting temporal and spatial locality

- Low latency, high bandwidth
- Reduction of main memory accesses
- Reduction of memory bus traffic (important for multiprocessor systems)
- Buffer for asynchronous prefetch operations

Virtual Caches

Physical Caches

Types of Cache Misses

Compulsory miss

- Cold start, first reference
- Data block was not cached before

Capacity miss


- Not all required data fits into the cache
- Accessed data was previously evicted to make room for different data

Conflict miss

- Collision, interference
- Depending on the cache organization, data items interfere with each other
- Fully associative caches are not prone to conflict misses

Harvard Architecture

Separate buffer memory for data and instructions



Write and Replacement Policies

Cache hit

- Write-through
 - Main memory is always up-to-date
 - Writes may be slow
- Write-back
 - Data is written only to the cache
 - Main memory temporarily inconsistent

Cache miss


- Write-allocate:
 - To-be-written data item is read from main memory into the cache
 - Write performed afterwards according to the write policy

Write-to-memory:

Modification is performed only in main memory

Cache Organization: Direct Mapped Cache

- Cache-lines with fixed length (e.g., 32/64 Bytes)
- Mapping from address to cache lines
- Data identified by tag-field



Caching Intro

Virtual Caches


Physical Caches

F. Bellosa – Betriebssysteme

WT 2016/2017

Cache Organization: Set Associative Cache

Example: 2-way set associative cache



If #sets == #lines → Direct Mapped Cache

If #sets == 1 → Fully Associative Cache

Caching

Intro


F. Bellosa – Betriebssysteme

Virtual Caches

Physical Caches

Hash Functions

- Modulo hashing: e.g., bits 0 to 5 as byte-offset within a cache line, bits 6 to 18 to select a cache line, bits 19 to 31 as tag.
- Arbitrary cut-out of address to select cache line, e.g. bits 10 to 22. Suboptimal mapping of addresses to cache lines and therefore not used.




Cache Design Parameters

- Size and set size
 - Small cache → set-associative implementation with large sets
- Line length
 - Spatial locality → long cache lines
- Write policy
 - Temporal locality → write-back
- Replacement policy
- Using virtual or physical addresses for tagging/indexing

Physical Caches

Long Cache Lines vs. Cache Alignment

- Cache line length influences what a good size for data structures is
- Problem: Multiple misses caused by "non-aligned" data structures spanning multiple cache lines
- Solution: Padding of structures to a multiple of line length




Virtual Caches

Physical Caches

F. Bellosa – Betriebssysteme

WT 2016/2017

Virtually Indexed, Virtually Tagged (ARMv4/v5)



Virtual Caches


Physical Caches

F. Bellosa - Betriebssysteme

WT 2016/2017

Ambiguity Problem

 Identical virtual addresses point to different physical addresses at different points in time.



Caching

Intro

F. Bellosa - Betriebssysteme


Virtual Caches

Physical Caches

WT 2016/2017

Alias Problem

Different virtual addresses point to the same physical memory location



Caching

Intro

Virtual Caches

Physical Caches

F. Bellosa - Betriebssysteme

WT 2016/2017

Virtually Indexed, Virtually Tagged Cache Operations

- Context switch: Cache must be invalidated (and written back if write-back is used), as identical virtual addresses of different address spaces might (likely) reference different physical addresses
- fork: The child needs a complete copy of the parent's address space.
 If copy operation runs in the context of the parent, special cache management is required.
- **exec**: Invalidate cache to prevent ambiguities. Not necessary to write content back, as memory is overwritten anyway.
- exit: Flush cache
- brk/sbrk: Growing requires no action, shrinking requires (selective) cache invalidations

Virtual Caches

Physical Caches

Virtually Indexed, Virtually Tagged Cache Operations


- Shared memory and memory mapped files → alias problem (multiple virtual address refer to the same physical memory)
 - Disallow
 - Do not cache
 - Only allow addresses that map to the same cache line (if cache is direct-mapped and uses write-allocate)
 - Each frame accessible from exactly one virtual address at each point in time (requires invalidation of all alias pages in the page table)

F. Bellosa - Betriebssysteme

WT 2016/2017

Virtually Indexed, Virtually Tagged I/O

- Buffered I/O
 - No problems
- Unbuffered I/O
 - Write: Information might still be in the cache \rightarrow write back before I/O starts
 - Read: Cache must be invalidated



F. Bellosa - Betriebssysteme


Virtual Caches

Physical Caches

WT 2016/2017

Virtually Indexed, Virtually Tagged: Unbuffered I/O

Additional problems if I/O region is not aligned with length of cache line




Virtual Caches

Physical Caches

F. Bellosa - Betriebssysteme

WT 2016/2017

Virtually Indexed, Physically Tagged (ARMv6/v7)



- Often used as first-level caches
 - e.g., UltraSPARC II: 16 kB direct mapped
- Cache management in VIPT caches
 - No ambiguities
 - No cache flush on context switch
 - Shared memory/memory mapped files: Virtual starting addresses must be mapped to the same cache line
 - I/O: Cache flush required as with virtually indexed, virtually tagged cache


F. Bellosa - Betriebssysteme

Virtual Caches

Physical Caches

VIPT Conflicts

 Data structures whose address distance is a multiple of the cache size are mapped to the same cache line



Intro

F. Bellosa - Betriebssysteme

Virtual Caches

Physical Caches

WT 2016/2017

VIPT Runtime Properties

- Cache flush can be avoided most of the time
 - Fast context switches, interrupt-handling and system calls
- Deferred write-back after context switch
- → Avoids write accesses (performance gain)
- → Variable execution time caused by compulsory misses (depends on access pattern of previous thread)
- Variable execution time in case of dynamic memory management caused by conflict misses
- Variable search time caused by address translation in MMU
- Problematic in multiprocessor systems with shared memory: Which line to invalidate?
 - Cache size is a small multiple of page size (factor 1-4)
 - Requires to only invalidate/flush 1-4 cache lines by cache coherency HW

Caching Intro


Virtual Caches

Physical Caches

F. Bellosa - Betriebssysteme

WT 2016/2017

Physically Indexed Physically Tagged Caches



- + Completely transparent to processor
- + No performance-critical system support required (including I/O)
- + SMPs with shared memory can use coherency protocol implemented in hardware

Virtual Caches

Physical Caches WT 2016/2017 25/30

F. Bellosa – Betriebssysteme

PIPT Random Allocation Conflicts

Virtual Address Space Physical Address Space

Page conflicts caused by random allocation of physical memory

Pages

 Contiguous virtual memory is normally mapped to arbitrary free physical pages

 Caching
 Physical Caches


 Intro
 Virtual Caches
 Physical Caches

 F. Bellosa – Betriebssysteme
 WT 2016/2017
 26/30

PIPT Random Coloring Conflicts

- Consequences of random page coloring:
 - Cache Conflicts
 - Cache only partially used
 - Significant variations in runtime
 - The probability X that we have p pages mapped to the same cache bin when allocating P pages on a cache with C colors is:

$$X(p \in bin) = \binom{P}{p} \left(\frac{1}{C}\right)^p \left(1 - \frac{1}{C}\right)^{P-p}$$



Caching

Intro

F. Bellosa - Betriebssysteme

WT 2016/2017

Physical Caches 27/30

PIPT Conflict Mitigation

- Sequential page colors for individual memory segments
 - E.g., red-yellow-green-blue-red-yellow ...

Cache partitioning

- Divide physical memory in disjoint subsets.
- All pages of a subset are mapped to the same cache partition


Example:

All red and blue pages for operating system All yellow pages for "the" real-time application All green pages for background processes

F. Bellosa – Betriebssysteme

PIPT Conflict Mitigation: Page Recoloring

Analysis of access pattern and page-recoloring



Virtual Caches

Physical Caches WT 2016/2017 29/30

F. Bellosa - Betriebssysteme

Further Reading

- Schimmel, "UNIX Systems for Modern Architectures"
- Liedtke, "OS-Controlled Cache Predictability for Real-Time Systems"